How To Set Specific Bits In A Signal Using Verilog