Trl Junctions Modelling Tutorial Analyser Part 5